

Module: STRM1

Correction of the exam.

Exercise 1 (7pts).

$$1) A = (1A)_{16} = (00011010)_2 = (?)_{10}.$$

$$= 1 \cdot 2^4 + 1 \cdot 2^3 + 1 \cdot 2^1 = 16 + 8 + 2 = (26)_{10}.$$

(0,5)

$$B = (BC)_{16} = (10111100)_2 = (?)_{10}.$$

$$(10111100)_2 = (?)_2$$

$$|10111100| = 0111100; (0111100)'' = 1000011 + 1$$

$$= 1000100.$$

$$(10111100)_2 = (11000100)_2 = 1 \cdot 2^6 + 1 \cdot 2^2 = (-68)_{10}.$$

(0,5)

$$C = (55)_{16} = (01010101)_2 = (?)_{10}.$$

$$(01010101)_2 = (?)_2$$

$$01010101$$

$$G_8 G_7 G_6 G_5 G_4 G_3 G_2 G_1.$$

$$B_8 = G_8 = 0$$

$$B_7 = G_7 \oplus B_8 = 1$$

$$B_6 = G_6 \oplus B_7 = 1$$

$$B_5 = G_5 \oplus B_6 = 0$$

$$B_4 = G_4 \oplus B_5 = 0$$

$$B_3 = G_3 \oplus B_4 = 1$$

$$B_2 = G_2 \oplus B_3 = 1$$

$$B_1 = G_1 \oplus B_2 = 0$$

(0,5)

$$C = (01100110)_2 = (?)_{10}$$

$$= 1 \cdot 2^6 + 1 \cdot 2^5 + 1 \cdot 2^2 + 1 \cdot 2^1 = (102)_{10}.$$

$$D = (D9)_{16} = (11011001)_2 = (?)_{10}.$$

↑  
bit  
neg

$$= 1 \cdot 2^6 + 1 \cdot 2^4 + 1 \cdot 2^3 + 1 \cdot 2^0 = (-89)_{10}$$


(0,5)




$M = 10110$

in the machine

23 bits



Condensed in base 16?



$$E+A = (40D80000)_{16}$$

Exercise 2:

A) 1) Expression of F:

$$F = (\bar{C} + A) \cdot D + A \oplus B$$

1,5

2) Simplified function of F.

$$F = (\bar{C} + A) \cdot D \cdot (\overline{A \oplus B}) = (\bar{C} + A) \cdot D \cdot (\bar{A}B + AB)$$

$$F = \bar{A}\bar{B}\bar{C}D + AB\bar{C}D + ABD = \bar{A}\bar{B}\bar{C}D + ABD(1 + \bar{C})$$


1,5

$$F = \bar{A}\bar{B}\bar{C}D + ABD$$

3) Realization of the circuit with only NAND gates.

$$F = \bar{A}\bar{B}\bar{C}D + ABD = \overline{\bar{A}\bar{B}\bar{C}D} \cdot \overline{ABD}$$

1





13) 1)  $(x\bar{z} + yz) \oplus (x\bar{y} + yz) \stackrel{?}{=} x(y \oplus z)$

$$\begin{aligned}
 &= \overline{(x\bar{z} + yz)} \cdot (x\bar{y} + yz) + (x\bar{z} + yz) \cdot \overline{(x\bar{y} + yz)} \\
 &= \overline{x\bar{z}} \cdot \overline{yz} \cdot (x\bar{y} + yz) + (x\bar{z} + yz) \cdot (\overline{x\bar{y}} \cdot \overline{yz}) \\
 &= (\bar{x} + z) \cdot (\bar{y} + \bar{z}) \cdot (x\bar{y} + yz) + (x\bar{z} + yz) \cdot (\bar{x} + y) \cdot (\bar{y} + \bar{z}) \\
 &= (\bar{x}\bar{y} + \bar{x}\bar{z} + z\bar{y} + z\bar{z}) \cdot (x\bar{y} + yz) + (x\bar{z} + yz) \cdot (\bar{x}\bar{y} + \bar{x}\bar{z} + y\bar{z} + y\bar{y}) \\
 &= \bar{z}x\bar{y} + x\bar{y}\bar{z} = x(\bar{z}\bar{y} + y\bar{z}) = \boxed{x(z \oplus y)}
 \end{aligned}$$

2)  $F = \underset{1100}{AB\bar{C}\bar{D}} + \underset{1011}{A\bar{B}CD} + \underset{1111}{ABCD} + \underset{1110}{AB\bar{C}D} + \underset{0101}{\bar{A}B\bar{C}D} + \underset{0111}{\bar{A}BCD}$

Simplification by Karnaugh-map.

AB \ CD	00	01	11	10
00				
01		1	1	
11	1		1	1
10			1	

$$F = AB\bar{D} + \bar{A}BD + ACD$$

Exercise 3:

1) Truth Table

$x_1$	$x_0$	$y_1$	$y_0$	$z_3$	$z_2$	$z_1$	$z_0$
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	1
0	1	1	0	0	0	1	0
0	1	1	1	0	0	1	1
1	0	0	0	0	0	0	0
1	0	0	1	0	0	1	0
1	0	1	0	0	1	0	0
1	0	1	1	0	1	1	0
1	1	0	0	0	0	0	0
1	1	0	1	0	0	1	1
1	1	1	0	0	1	1	0
1	1	1	1	1	0	0	1

2) Simplification:

$$Z_0$$

$X_1 X_0 \backslash Y_1 Y_0$	00	01	11	10
00	0	0	0	0
01	0	1	1	0
11	0	1	1	0
10	0	0	0	0

$$Z_0 = X_0 Y_0 \quad (0,1)$$

$$Z_1$$

$X_1 X_0 \backslash Y_1 Y_0$	00	01	11	10
00	0	0	0	0
01	0	0	1	1
11	0	1	0	1
10	0	1	1	0

$$Z_1 = X_1 \bar{Y}_1 Y_0 + X_1 X_0 Y_0 + \bar{X}_1 X_0 Y_1 + X_0 Y_1 \bar{Y}_0 \quad (0,5)$$


$$Z_2$$

$X_1 X_0 \backslash Y_1 Y_0$	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	0	0	0	1
10	0	0	1	1

$$Z_2 = X_1 \bar{X}_0 Y_1 + X_1 Y_1 \bar{Y}_0 \quad (0,5)$$


$$Z_3 = X_1 X_0 Y_1 Y_0 \quad (0,5)$$

3) Diagram of the complete circuit:



4)  $Z_0$  with a minimum of MUX  $4 \rightarrow 1$ :


From the truth table we can deduce the following circuit of  $Z_0$



5)  $Z_1$  with a DEC  $8 \rightarrow 1$  and logic gates.

using simplified equation  $Z_1$ :


$$\begin{aligned}
 Z_1 &= X_1 \bar{Y}_1 Y_0 + X_1 \bar{X}_0 Y_0 + \bar{X}_1 X_0 Y_1 + X_0 Y_1 \bar{Y}_0 \\
 &= X_1 (\bar{Y}_1 Y_0 + \bar{X}_0 Y_0) + \bar{X}_1 X_0 Y_1 + X_0 Y_1 \bar{Y}_0 \\
 &= X_1 (\underbrace{X_0 \bar{Y}_1 Y_0}_{S5} + \underbrace{\bar{X}_0 \bar{Y}_1 Y_0}_{S1} + \underbrace{\bar{X}_0 Y_1 Y_0}_{S3}) + \underbrace{\bar{X}_1 X_0 Y_1 Y_0}_{S7} + \underbrace{X_0 Y_1 \bar{Y}_0}_{S6}
 \end{aligned}$$



Remark: We can obtain the circuit by using the truth table also.

6)  $Z_2$  with a MUX  $8 \rightarrow 1$  and possible logic gates:

From the truth table we can deduce the following circuit of  $Z_2$ .



1